Physical implementation of the ASIC design — from floorplanning and power network construction to placement, clock tree synthesis, signal routing, and final PPA optimisation. Based on real 3nm–11nm tape-out experience.